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Abstract In this paper we present instance-speciﬁc accel-
erators for minimum-cost covering problems. We ﬁrst de-
ﬁne the covering problem and discuss a branch & bound
algorithm to solve it. Then we describe an instance-speciﬁc
hardware architecture that implements branch & bound in
3-valued logic and uses reduction techniques usually found
in software solvers. Results for small unate covering prob-
lems reveal signiﬁcant raw speedups.
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1 Introduction
In the last years, several reconﬁgurable accelerators
have been presented that speed up combinatorial prob-
lems. These accelerators are instance-speciﬁc and
generate circuits on the ﬂy that depend on problem
instances rather than problems. It has been shown
that instance-speciﬁc accelerators outperform software
solvers for many hard instances of combinatorial prob-
lems, provided compilation time is kept short.
The best-investigated problem so far is the Boolean
satisﬁability problem (SAT) [7]. Given
• a set of n Boolean variables x1,x 2,...,x n,
• a set of literals, consisting of variables xi and their
complements ¯ xi, and
• a set of m clauses C1,C 2,...,C m, consisting of
literals combined by the logical or operator +,
SAT quests for an assignment of truth values to
the variables that makes the Conjunctive Normal Form
(CNF) C1·C2·...·Cm true, where · denotes the logical
and operator.
While most of the work published on instance-
speciﬁc accelerators targets discrete decision problems
such as SAT, this paper targets discrete optimization
problems. Weconcentrateonexactsolversforminimum
covering problems. Minimum covering problems are
important SAT-related optimization problems that must
be solved quite frequently in engineering applications
suchas synthesisandoptimizationofdigitalcircuits[6].
1.1 Minimum covering
The minimum covering problem (set cover) is deﬁned
as follows: Given a set S of subsets of a ﬁnite set U,
ﬁnd the smallest subset T of S that covers U, i.e.,
|T| 
i=1
Ti = U.
A special instance of this general covering problem
is, for example, vertex covering. Given a graph G =
(V,E) we seek for the smallest set of vertices such that
each edge is connected to at least one vertex in this set.
In this case, U is modeled as the set of all edges and Si
asset ofedgesincidentonvertexvi. Insteadofreferring
tothe sets Si, we can also referto the verticesvi. Figure
1a)shows an examplewith fourverticesandfouredges.
The set {v2,v 3} forms a minimum cover.
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Figure 1: Vertex covering example: a) graph, b) matrix
representation
Minimum covering problems can be regarded as
minimum-cost SAT problems. Minimum-cost SAT
means to ﬁnd a satisfying solution for a CNF that min-
imizes a linear cost function over the variables, cTx,
where c denotes a cost vector. A minimum covering
problem is transformed to a minimum-cost SAT prob-
lem by identifying the elements of S with the binary
decision variables xi and the elements of U with the
clauses of the CNF. The CNF corresponding to the ver-
tex covering problem of Figure 1 is (x1 + x2) · (x1 +
x3) · (x2 + x3) · (x3 + x4).Both problems can be modeled using a matrix rep-
resentation. Given A ∈B m×n, where the set of rows
corresponds to the elements of U (m = |U|) and the
columns correspond to the elements of S (n = |S|),
a cover corresponds to a subset of columns, having at
least a 1 entry in all rows of A. In SAT notation, a
minimum-cost cover is a selection x ∈B n, such that
Ax ≥ 1 and cTx is minimum. Figure 1b) shows the
matrix for the vertex covering problem as well as one
possible minimum cover.
CNFs corresponding to covering problems such as
vertex covering are always unate Boolean expressions,
i.e., all variables appear either non-inverted or inverted.
Hence, these covering problems are called unate cov-
ering. The consequence of the equation being unate
is that selecting all elements of S always results in a
cover albeit not necessarily a minimum cover. Cover-
ing problems can be extended to include cases where
the selection of an element a of S implies the selec-
tion of another element b of S. Then a clause of the
form (a + b) has to be added, making the CNF bi-
natesincesomeliteralsappearnowinbothnon-inverted
and inverted form. Such covering problems (covering
with implications) are called binate covering. They can
still berepresentedusingmatriceswhererowsincluding
negated variables have a −1 entry in the corresponding
column. A valid cover correspondsto selecting a subset
of columns, such that all rows have at least a 1 entry in
that subset or a −1 entry in the complementary subset.
1.2 Outline
Section 2 surveys related work in instance-speciﬁc ac-
celerators for combinatorial problems. In Section 3, we
discuss exact software solvers for covering problems
and in Section 4 we present our reconﬁgurable accel-
erator. Section 5 discusses empirical results from simu-
lation and prototype implementation.
2 Related Work
Exact SAT Zhong et al. [14] were the ﬁrst to propose
a reconﬁgurableaccelerator that implements backtrack-
ing with Booleanconstraintpropagation[5] as basic de-
duction strategy. The authors presented two extensions
to their architecture with conﬂict analysis techniques
that allow for non-chronological backtracking and dy-
namic clause addition [15]. Platzner and De Micheli
[9] presented several SAT architectures based on back-
tracking with 3-valued logic and don’t care variables as
deduction techniques. Suyama et al. [11] proposed an
instance-speciﬁc SAT accelerator that models variables
in standard 2-valued logic and uses a forward checking
technique to ﬁnd a satisfying value assignment. This
strategy is known to be weaker in its deductive power
than Boolean constraint propagation. Abramovici and
Saab [2] [1] presented an architecture based on the
PODEM algorithm for automatic test pattern genera-
tion. Their architecture uses backtracing rather than
backtracking and propagates the required result of the
Boolean formula back to the variables.
Stochastic local search for SAT Hamadi and Mer-
ceron [8] describe an architecture that implements an
adaption of GSAT, a greedy local search algorithm.
GSATstarts with a randomfull valueassignmentandit-
erativelyﬂips thevaluesofvariablesinorderto increase
the number of satisﬁed clauses. GSAT is an incomplete
algorithmandby propersettings of parameterssoftware
runtimes can be controlled. GSAT is applied to solve
both the SAT and MAX-SAT problems. MAX-SAT is
anoptimizationproblemthattriestomaximizethenum-
ber of satisﬁed clauses of a CNF. An implementation of
GSAT was presented by Yung et al. [13].
Others Babb et al. [3] presented reconﬁgurable ar-
chitectures for computing the transitive closure and the
shortest path in graphs, competing with the Bellman-
Ford algorithm. A recent architecture that also aims at
accelerating the Bellmann-Fordalgorithm was given by
Dandalis et al. [4]. Other authors have discussed recon-
ﬁgurable accelerators for constraint satisfaction prob-
lems (CSPs).
3 Unate Covering
3.1 Branch and bound
Covering problems can be solved with general search
procedures such as branch & bound. A search tree is
constructedbyiterativelypickingavariableandbranch-
ing on it, i.e., generating two subtrees with the variable
set to 1 and 0, respectively. When a variable is assigned
a value, deduction techniques are used to infer knowl-
edgefromthepartialassignmentandtoreducetheprob-
lem. For example, we could conclude that the partial
assignment already led to a solution or that we have run
into a contradiction, i.e., the current path cannot lead
to a solution. In case of a contradiction, backtracking
is performed. When there are no more reductions pos-
sible, a bound is computed that estimates the cost of a
potential solution on the current path. When this bound
exceeds the cost of the current best solution, the whole
path can be pruned off. Otherwise, the algorithm se-
lects a next variable and branches on it. In the worst
case, branch & bound shows exponential complexity.For many applications, however,reductions and bounds
are quite effective.
3.2 Reductions
In the following, we focus on unate covering problems
with unit cost. Each variable has an associated cost
value of 1. Such coveringproblemshave to be solved in
exact two-level logic minimization, for example by the
ESPRESSO-EXACT algorithm [10]. Several reduction
rules can be applied to simplify the matrix A.
• Essential columns An essential column is a col-
umn having the only 1 entry of some row. An es-
sential column must be part of any cover because
selectingitis theonlywaytocoverthecorrespond-
ing row.
• Dominating columns A column a dominates a
column b if the entries of a are larger or equal than
the entries of b. Dominated columns can be dis-
carded from consideration, because selecting the
dominating column instead covers more rows.
• Dominated rows Ar o wr dominates a row s if the
entries of r are larger or equal than the entries of
s. Dominant rows can be discarded, because any
cover of the dominated row is also a cover of the
dominant row.
3.3 Algorithm
Algorithm 1 shows a recursive implementation of the
exact unate covering algorithm. Matrix A deﬁnes the
covering problem, the vector x represents the current
variable assignment, and b is the vector with the lowest
cost found so far. The algorithm starts with (A,0,1).
In line 2, the matrix is reduced by iteratively apply-
ing the reduction rules. Further, the algorithm tries to
reorder rows in a way such that the matrix becomes
block-diagonal. This would allow to split the covering
problem into two independent subproblems.
If no more reduction is possible the bounding con-
dition Current estimate is computed in line 3. Cur-
rent estimategivesalowerboundonthecostofapoten-
tial solution on the current path. If the bound does not
allow to prune the current path, a branch is performed
by selecting a variable xc and assigning 1 (line 10) and
0 (line 16) to it, respectively. In both cases, the matrix
is modiﬁed and the covering procedure is called recur-
sively.
Algorithm 1 Exact cover algorithm [6]
1: exact cover (A,x,b) {
2: Reduce matrix A and update correspondingx
3: if (Current estimate ≥| b|) then
4: return(b)
5: end if
6: select a branching column c
7: if (A has no rows) then
8: return(x)
9: end if
10: xc =1
11:  A = A after deleting column c and rows incident
to it
12:  x = exact cover( A,x,b)
13: if | x| < |b| then
14: b =  x
15: end if
16: xc =0
17:  A = A after deleting column c
18:  x = exact cover( A,x,b)
19: if | x| < |b| then
20: b =  x
21: end if
22: return(b)
23: }
4 Covering in Hardware
4.1 Accelerator Architecture
The architecture of our coveringaccelerator is shown in
Figure 2 and divided into four blocks: state machines
(sm), checkers, cost counter and controller. The state
machines control the variables’ values. Each state ma-
chineimplementspartofthebranch&boundalgorithm.
All state machines are arranged in a linear array, where
each state machine is connected only to its immediate
neighbors, the checkers, and the controller. The outputs
of the state machines are the current variable assign-
ments that are fed into the checkers. The checkers de-
duce informationfrom partial value assignments. There
are checkers for the result of the CNF (solution found)
and for various reductions such as don’t cares, essen-
tials, and dominated columns. The cost counter com-
putes the cost of the current partial assignment. The
controller initializes and stops the search procedureand
computes the cost bound, i.e., decides for each assign-
ment whether to continue search on the current path or
not.
Backtracking with 3-valued logic The basic back-
tracking mechanism is similar to the one in [9] and uses
3-valued logic to model the variables, the clauses, andthe CNF. Values can be in {0,1,X}, X denoting an
unassigned variable, which allows to analyze partial as-
signments. At the beginning, all variables are X. Af-
ter each value assignment, the CNF checker inspects
the CNF result. If the CNF is 0, then we have identi-
ﬁed a contradiction and backtrack. If the result is 1,a
new cover with minimum cost has been found and we
backtrack again to continue search in another path of
the search tree. If the CNF is X we have to proceed
with the search on the current path. The searching pro-
cedure is started by the controller that triggers the ﬁrst
state machine. Depending on the checker results and
the result from evaluating the bound, a state machine
changes its assignment, triggers the next state machine
(continuesearch),or triggersthe previousstate machine
(backtrack).
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Figure 2: Architecture of the covering accelerator
Reductions We have designed checkers for the re-
duction techniques essential columns, don’t cares, and
dominated columns. These techniques are explained on
the example of the covering matrix shown in Figure 1b)
which corresponds to the CNF: (x1 + x2) · (x1 + x3) ·
(x2 + x3) · (x3 + x4).
• essential columns Essential columns correspond
directly to implications in SAT problems. Gener-
ally, an implied variablemay imply other variables
in turn. For unate coveringproblems, however,the
situation is simpler as an implied variable cannot
imply another variable. For example, v3 set to 0 in
Figure 1b) implies that v4 is set to 1 as this is the
only way to cover row e4. The essential checker
module generates an essential condition for each
variable. The logic for these conditions can be
computed from the CNF at compile time. For ex-
ample, the essential condition for v2 is (¯ x1 +¯ x3).
• don’t cares A don’t care variable is a variable
that has no inﬂuence on the result of the CNF.
Hence, it can be set to 0 to minimize cost. For
example, when v3 in Figure 1b) is set to 1, v4
becomes a don’t care variable. Don’t care condi-
tions are derived from the CNF for each variable
at compile time and are implemented in the don’t
care checker. The don’t care condition for v3 is
(x1 · x2 · x4).
• dominated column A variable that correspondsto
a dominated column can be set to 0. In the matrix
ofFigure1b,columnv3 dominatescolumnv4. The
checkermoduleimplementslogicforeachvariable
to indicate the dominated condition. Column v2 is
dominated by v1 if row e3 is covered, by v3 if row
e1 is covered, and by v4 if both rows e1 and e3
are covered. This results in a dominated condition
dom(x2)=( x1 + x3).
Each checker result is a function of the current vari-
able assignment and not of previous variable states.
Thus the checkers can be implemented in pure com-
binatorial logic that is derived from the CNF at com-
pile time. Figure 3 shows the structure of the check-
ers. Foreachreductionrule, thereis adedicatedchecker
module that takes the current variable assignment vec-
tor as input, evaluates the reduction rule for all vari-
ables, and outputs the resulting condition vector. The
CNF checker differs from the other checkers since it
computes only a single 3-valued logic signal, the CNF
result.
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Figure 3: Architecture of the checker modulesBound Our architecture uses the current best cost as
lower bound. There is no estimation of the cost added
by variables not yet searched. While this leads to a
straight-forward hardware implementation, it lacks the
sophisticated boundingtechniques applied in most soft-
ware solvers.
Cost counter For evaluating the bound condition, the
cost of the current variable assignment is required. In
covering problems with unit cost, the cost of a vari-
able assignment is deﬁned by the number of variables
that are assigned to 1. Since a new cost bound must
be computed after every variable assignment, i.e., po-
tentially every cycle, an efﬁcient implementation of the
cost counter is of utmost importance for the overall per-
formance of the accelerator. To compute the current
cost, a structure called n-bit-parallel counter is used.
Such a counter is basically an adder that sums up n sin-
gle bit inputs. A tree-style implementation for parallel
counters was proposed by Swartzlander in [12]. Figure
4 shows the implementationof a 15-bit parallel counter.
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Figure 4: Architecture of a 15-bit cost counter
The counter is built from full-adders (FA) organized
in stages. The ﬁrst stage uses 1-bit full-adders. Their
outputs are fed to the 2-bit full-adders in the next stage
and so forth. The regular structure of the adders allows
foran implementationusingthe fast-carrychain routing
resources in FPGAs. A counter with n input bits results
in  log2(n)  levels. Hence the delay of a n bit parallel
counter is given as:
τn-bit-ctr =
l(l +1 )
2
· τadder with l =  log2(n) ,
where τadder is the delay of a 1-bit full-adder. For
fast implementations of parallel counters, faster adders
such as carry-look-ahead or carry-select adders may be
used.
4.2 Adaption to other covering problems
An important design goal was to make the architecture
extensible and adaptable to different covering problems
that require different algorithms for reduction and cal-
culating bounds. We support this by encapsulating the
actualreductionsin checkermodulesandthe boundcal-
culation in the controller. The backboneof the architec-
ture is the array of state machines that implement back-
tracking search in 3-valued logic.
Binate covering problems require slightly different
reduction techniques. While don’t cares apply to both
unate and binate problems, essentials differ as in bi-
nate problems implied variables can in turn imply other
variables. Moreover, covering problems can come as
unit cost problems where all variables have the same
cost value of 1, or as integer cost problems where each
variable has a cost value in N. Our architecture can
be adapted to integer cost by replacing the cost counter
with a cost adder.
5 Experiments
Figure 5 illustrates the overalltool ﬂow for the covering
accelerator. The problem instance is described in text
form accordingto the DIMACS cnf ﬁle format – a stan-
dard format for SAT problems. From this ﬁle, a Perl
program generates the instance speciﬁc VHDL code.
The Perl program uses VHDL code templates describ-
ing the non-instance speciﬁc parts of the architecture
and augments this with generated code for the instance
speciﬁc parts, e.g., the various checkers. The generated
VHDL code is used for both simulation and synthesis.
In the synthesis path, the Xilinx Foundation 3.1i tools
includingFPGA Express is called to producethe FPGA
conﬁguration bitstream. The bitstream is downloaded
onto the FPGA in our prototypinghardware and the ac-
celerator is started. The algorithm completes when the
top-most statemachine asserts its ﬁnished-signal to sig-
nal the controller (see Figure 2). The monitor, a host
software routine, polls the controller continuously for
completion. When the accelerator has completed, the
host reads back the result.
For testing and benchmarking the accelerators cir-
cuits, we have chosen 21 small problems of the
ESPRESSO distribution. We have instrumented
ESPRESSO to output the cyclic cores, i.e., the covering
matrices just before the ﬁrst branch and after the ﬁrstCovering Problem
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Xilinx implementation tools
FPGA configuration
bitstream
Accelerator circuit
running on FPGA
Solution of
covering problem
Monitor application: Wait for
completion, readback solution
Download application
to FPGA
Instance specific
code generator (Perl)
Figure 5: Tool ﬂow for the covering accelerator
round of reductions. These test problems have between
6 to 45 variables and 6 to 39 clauses.
5.1 Simulation
Each of the 21 examples has been simulated using the
Modelsim VHDL simulator. Figure 6 shows the num-
ber of problems over the resulting raw speedup. The
speedup was calculated as Sraw = tsw/thw and does
not include hardware compilation time. The software
execution time was determined by measuring the time
ESPRESSO needs for covering the cyclic core on a
workstation; the hardware execution time has been de-
termined by VHDL simulation and an assumed clock
rate of 25 MHz. The software execution times for the
chosen problems are in the range of 1ms to 2.13s.
For three of the problems no speedup at all was
achieved, other problems show speedups of several or-
ders of magnitude. It must be noted that, besides the
cnf checker, the simulated accelerators use only essen-
tials and don’t cares as reductions, and the current best
cost as lower cost bound. At the time of this writing,
the reduction technique of dominated columns is im-
plemented, but not fully tested. Software covering al-
gorithm employs more reduction techniques and an im-
proved lower bound. Depending on the problem in-
stance this can either drastically improve the perfor-
mance or just add a large overhead.
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Figure 6: Raw speedup for the covering accelerator
5.2 Implementation
We are currently implementing accelerator circuits on
a prototyping platform. The platform consists of a PC
with the PCI carrier-board SMT320 from Sundance, a
carrier that can be populated with four TIM standard
compliant modules (www.sundance.com). For the
accelerator prototype we use one FPGA TIM module,
the Sundance SMT358, that is equipped with a Xil-
inx Virtex XCV1000-BG560-4 device. The smallest
conﬁgurable unit of a Virtex FPGA is a slice. The
XCV1000 device provides 12288 slices.
The results show that the benchmarkcircuits achieve
clock rates of 30–50 MHz which conﬁrms the speedup
numbers in Figure 6. Synthesis and design implemen-
tation tools run on a Pentium-III 550 MHz system with
640 MB RAM. Without any optimizations and design
constraints, the times required to map from the prob-
lem description to the accelerator bitstream are in the
order of minutes. For example, a problem consisting
of 27 variables and 25 clauses takes 8 minutes for code
generation, circuit synthesis, place, and route. FPGA
conﬁgurationand readbackof the solution requiresome
seconds. This problems required an area of 907 slices,
which amounts to 7.3 % of the FPGA.
5.3 Discussion
Obviously,the longsynthesistimes renderhardwareac-
celeration of our small test problems useless. However,
the goal for the accelerator are hard and large prob-
lems with long software runtimes. Further, the hard-
ware compilation time can be reduced.It is difﬁcult to predict the number of variables and
clauses of the largest covering problem instance that
might be accommodated in the FPGA. Some modules
of the acceleratordependon the speciﬁc structure of the
problem instance. Other parts, however, are either con-
stant or a function of the number of variables, n. The
constantmodulesof the acceleratortake 210slices. The
statemachines require n × 14 slices, the cost counter
n × 0.5 slices, and the controller n × 1.5 slices. The
checkers strongly depend on the problem instance. Un-
der the assumptionthat the relative areaoccupiedbythe
checkers, in percent of the overall accelerator size, re-
mains roughly constant with varying problem size, we
could extrapolate from our small benchmarks that cov-
ering problems up to 600 variables should ﬁt into the
FPGA. We were able to implement a largerESPRESSO
benchmarkproblemwith313variablesand302clauses.
The implementation utilizes 58% of the FPGAs re-
sources and runs at 14 MHz without any speed opti-
mizations. We failed, however, to implement a 550
variable problem due to space constraints. This demon-
strates that the size of the checkers and thus the overall
sizestronglydependsonthedistributionofthevariables
over clauses.
6 Conclusion and Further Work
We have shown the potential of accelerating minimum
cost covering with instance speciﬁc accelerators. While
our architecture implements many of the techniques
used in software, it still lacks reductiontechniques such
as elimination of dominant rows and sophisticated cost
bounds. For small problems the achieved raw speedups
are signiﬁcant. Long hardware compilation times, how-
ever, make the accelerator unattractive for such a prob-
lem set. Therefore, ongoing work includes
• the investigation of more reduction techniques and
cost bounds,
• reducing hardware compilation time by incremen-
tal synthesis and partial reconﬁguration of the
FPGA, and
• applying the accelerator to larger unate and binate
covering problems.
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